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Abstract
Recent developments in engineering and algorithms have
made real-world applications in quantum computing pos-
sible in the near future. Existing quantum programming
languages and compilers use a quantum assembly language
composed of 1- and 2-qubit (quantum bit) gates. Quantum
compiler frameworks translate this quantum assembly to
electric signals (called control pulses) that implement the
specified computation on specific physical devices. However,
there is a mismatch between the operations defined by the
1- and 2-qubit logical ISA and their underlying physical im-
plementation, so the current practice of directly translating
logical instructions into control pulses results in inefficient,
high-latency programs. To address this inefficiency, we pro-
pose a universal quantum compilation methodology that
aggregates multiple logical operations into larger units that
manipulate up to 10 qubits at a time. Our methodology then
optimizes these aggregates by (1) finding commutative inter-
mediate operations that result inmore efficient schedules and
(2) creating custom control pulses optimized for the aggre-
gate (instead of individual 1- and 2-qubit operations). Com-
pared to the standard gate-based compilation, the proposed
approach realizes a deeper vertical integration of high-level
quantum software and low-level, physical quantum hard-
ware. We evaluate our approach on important near-term
quantum applications on simulations of superconducting
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quantum architectures. Our proposed approach provides
a mean speedup of 5×, with a maximum of 10×. Because
latency directly affects the feasibility of quantum computa-
tion, our results not only improve performance but also have
the potential to enable quantum computation sooner than
otherwise possible.
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1 Introduction
The past twenty years have seen the world of quantum com-
puting moving closer to solving classically intractable prob-
lems [2, 9, 50]. With developments in Noisy Intermediate-
Scale Quantum (NISQ) [45] devices like IBM’s quantum ma-
chine with 50 qubits and Google’s quantum machine with
72 qubits, we may soon be able to demonstrate computa-
tions not possible on classical supercomputers [2, 9]. Exciting
classical-quantum hybrid algorithms tailored for NISQ ma-
chines, like Quantum Approximate Optimization Algorithm
(QAOA) [8] and Variational Quantum Eigensolver (VQE)
[36, 44] will power up the first real-world quantum comput-
ing applications with scientific and commercial value.
Computation latency is a major challenge for near-term
quantum computing. While all computing systems benefit
from reduced latency, in a quantum system the output fidelity
decays at least exponentially with latency [41]. Thus, in
near-term quantum computers, reducing latency is not just
a minor convenience—latency reduction actually enables
new computations on near-term machines by ensuring that
the computation finishes before the qubits decohere and
produce a useless result. Thus latency reduction is critical
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to enabling quantum computing applications on near-term
NISQ devices.
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Fig. 1. Comparison of two compilation schemes. Gate-based
compilation with ISA abstraction (left) follows a classical
compilation approach, but could generate unoptimized quan-
tum operations in the hardware. Our proposed approach
(right) produces highly optimized control pulses.
Unfortunately, existing quantum computing abstractions
(which mirror classical computer system stacks, as shown on
the left side of Figure 1) introduce inefficiencies that greatly
impact latency. In these gate-based approaches, programs
are compiled into quantum assembly instructions (or gates)
that specify 1- and 2-qubit operations [10, 18, 51]. This quan-
tum assembly is a virtual ISA which represents a rich set of
operations. These gates must then be translated into control
pulses—the electrical signals that implement the specified
operations on the underlying physical hardware. Typically
though, the underlying hardware implements a different
set of operations, and there is a mismatch between the ex-
pressive logical gates and the set of instructions that can
be efficiently implemented on a real system. In contrast,
physicists have developed a set of techniques—quantum op-
timal control—that ignore abstraction barriers and produce
customized control pulses that minimize latency for a par-
ticular computation on a physical system [12]. To draw an
analogy to classical computer systems, the gate-based com-
pilation approach is similar to the compiler-architecture-
microarchitecture stack, while quantum optimal control is
similar to customized circuit design. Quantum optimal con-
trol techniques do not scale, however, and are impractical for
computations using more than 10 qubits [32], i.e., emerging
NISQ systems.
In this paper we propose a quantum compilation tech-
nique that optimizes across existing abstraction barriers to
greatly reduce latency while still being practical for large
numbers of qubits. Specifically, rather than directly trans-
lating 1- and 2-qubit gates to control pulses, our framework
aggregates these small gates into larger operations, as il-
lustrated in the right side of Figure 1. Our framework can
then manipulate these aggregates in two ways. First, it finds
commutative operations that allow for much more efficient
schedules of control pulses. Second, it uses quantum opti-
mal control on the aggregates to produce a set of control
pulses that is optimized for the the underlying physical archi-
tecture. Our technique greatly improves efficiency over the
existing gate-based compilation methods while mitigating
the scalability problem of quantum optimal control methods.
Because ours is a software-based approach, these results can
see practical implementation much faster than experimental
approaches for improving physical device latency. We com-
pare our methodology to standard gate-based compilation on
important near-term quantum algorithms and find that our
technique produces a mean speedup of 5× with a maximum
speedup of 10×.
We achieve these speedups via two novel techniques:
• detecting diagonal unitaries and scheduling commuta-
tive instructions to reduce the critical path of compu-
tation.
• blocking quantum circuits in a way that scales opti-
mal control beyond 10 qubits without compromising
parallelism
For quantum computers, achieving these speedups (and
thereby reducing latency) is do-or-die: if circuits take too
long, the qubits decohere by the end of the computation.
By reducing latency 2-10x, our methodology provides an
accelerated pathway to running useful quantum algorithms,
without needing towait years for hardwarewith 2-10x longer
qubit lifetimes.
2 Background
This section presents a brief overview of the relevant back-
ground on quantum computation and quantum optimal con-
trol.
2.1 Principles of quantum computation
The qubit (quantum bit) is the basic element of a quantum
computing system. In contrast to classical bits, qubits are
capable of living in a superposition of the logical states |0⟩
and |1⟩. The general quantum state of a qubit is represented
as |ψ ⟩ = α |0⟩ + β |1⟩, where α , β are complex coefficients
with |α |2 + |β |2 = 1. When measured in the 0/1 basis, the
quantum state collapses to |0⟩ or |1⟩ with probability of |α |2
and |β |2, respectively. It is helpful to visualize a qubit as
a point on a 3D sphere called the Bloch sphere [1, 41], as
depicted in Figure 2.1. Qubits can be realized on different
Quantum Information Processing (QIP) platforms, including
superconducting circuits [7], ion traps [30], and quantum
dots systems [33].
The number of quantum logical states grows exponen-
tially with the number of qubits in a quantum system. For
example, a system with 3 qubits can live in the superposition
of 8 logical states: |000⟩, |001⟩, |010⟩, ..., |111⟩. This prop-
erty sets the foundation of potential quantum speedup over
Fig. 2. The Bloch Sphere
represents a single qubit.
The |0⟩ state is on the
North Pole, the |1⟩ state
is on the South pole, and
superposition states are
in between. Single qubit
gates correspond to rota-
tions on the Bloch sphere.
For instance, the Rx (β)
gate rotates a qubit by an-
gle β about the x-axis.
classical computation—an exponential number of correlated
logical states can be stored and processed simultaneously by
a quantum system with a linear number of qubits.
2.2 Quantum gates
In the process of quantum compilation, quantum algorithms
are first decomposed into a set of universal 1- and 2-qubit
discrete quantum operations called logical quantum gates.
All gates are represented in matrix form as unitary matri-
ces. 1-qubit gates correspond to rotations along a particular
axis on the Bloch sphere. In the standard ISA for quantum
computation, the 1-qubit gate set includes rotations along
the x-, y-, z-axes of the Bloch sphere, i .e . Rx , Ry , Rz gate.
It also includes the Hadamard gate, which corresponds to
rotation about the diagonal x+z axis. An example of a 2-qubit
logical gate is the Controlled-NOT (CNOT) gate, which flips
the state of the target qubit iff the control qubit is |1⟩. For
example, the CNOT gate sends |10⟩ to |11⟩, sends |11⟩ to
|10⟩, and preserves the other logical states.
Because it is typically not obvious how to implement the
CNOT gate directly on a physical platform, a CNOT gate
is further decomposed into physical gates in standard gate-
based compilation. Appendix A provides a description of 2-
qubit physical gates on different quantum platforms. For the
benchmarks we present in this paper (Section 5), we focus on
superconducting architectures with the iSWAP physical gate
because it is easy to implement and its optimized compilation
is relatively unexplored.
2.3 Quantum control
Quantum computing systems can be continuously driven
by external physical operations to any state in the space
spanned by the logical states. The physical operations, called
control fields, are specific to the underlying system, with
control fields and system characteristics controlling a unique
and time-dependent quantity called the Hamiltonian. The
Hamiltonian determines the evolution path of the quantum
states. For example, in superconducting systems, we can
drive a qubit to rotate continuously on the Bloch sphere by
applying microwave electrical signals [3]. By varying the
intensity of the microwave signal, we can control the speed
of the qubit’s rotation. The ability to engineer the system
Hamiltonian in real-time allows us to direct the qubits to
the quantum state of interest through precise control of re-
lated control fields. Thus, quantum computing is achieved
by constructing a quantum system in which the Hamilton-
ian evolves in a way that aligns with a computational task,
yielding the desired result with high probability upon final
measurement of the qubit system. In general, the path to a
final quantum state is not unique and finding the optimal
evolution path is an open problem [12, 32, 49].
In the context of quantum control, quantum gates can be
regarded as a set of pre-programmed control fields performed
on the quantum system.
2.4 The mismatch between gates and control
The coarse-grained abstraction of quantum gates can com-
plicate the continuous evolution of the underlying quan-
tum states, meaning that the pre-programmed control fields
might not lead to the optimal evolution path of the quantum
system. We consider two simple examples to illustrate this
mismatch.
• In the first example, consider the gate sequence of a
CNOT gate followed by a Rz gate. In standard gate-
based compilation, these two logical gates will be fur-
ther decomposed into physical gates and be executed
sequentially. However, on superconducting platforms,
the control fields that implement the two gates can be
applied simultaneously. Hence, in this case, the gate
model is suboptimal as it serializes the circuit and thus
increases the circuit latency.
• As another example, consider the traditional ISA de-
composition of the SWAP operation into three Controlled-
NOT (CNOT) operations, as realized in the circuit be-
low. This decomposition is equivalent to the implemen-
tation of in-place memory SWAPs with three alternat-
ing XORs in classical computation. For systems like
quantum dots [33], the SWAP operation is directly sup-
ported by applying particular constant control fields
for a certain period of time. In this case, decompos-
ing a SWAP into three CNOTs introduces substantial
overhead.
In experimental physics settings, equivalences from simple
gate sequences to control pulses can be hand optimized [48].
However, when circuits become larger andmore complicated,
this kind of hand optimization become less efficient and the
standard decomposition becomes less favorable, motivating
a shift toward numerical optimization methods that are not
limited by the ISA abstraction.
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Fig. 3. Quantum optimal control based on gradient descent,
for a simplified single-pulse-type example. The black bars
indicate the current iteration’s proposed sequence of control
pulse amplitudes by time interval, µ(j). The red arrows indi-
cate the gradient of the output fidelity with respect to each
µ(j). Thus, at the next iteration, each amplitude should be
updated to µ(j)+ϵ ∂L∂µ(j) , where L is the targeted loss function
and ϵ is the adaptive step size.
2.5 Quantum optimal control
Quantum optimal control algorithms find the optimal evolu-
tion path from a starting quantum state to a final quantum
state, typically by performing gradient descent methods,
such as the GRadient Ascent Pulse Engineering (GRAPE)
[5, 27] algorithm. For a quantum system with a set of exter-
nal control fields u1, . . . ,uM that can be tuned in real-time,
optimal control minimizes deviations from a target state by
adjusting each control field u. In GRAPE, at every iteration
the gradient of the target loss function (usually fidelity) with
respect to a control field µk at time step j in the evolution
can be explicitly calculated by solving Schrödinger’s equa-
tion. The algorithm will update the control field µk (j) in the
direction of the gradient with adaptive step size ϵ [5, 27, 32]
(Figure 3). With enough iterations, the converged control
pulses are expected to drive the system from the initial state
to the final state along an optimized path.
Gradient methods’ running time and memory use grow
exponentially with the size of the quantum system. In our
work, we are able to numerically optimize quantum systems
of up to 10 qubits with the GPU accelerated optimal control
unit [32].
3 Compilation methodology
In this section, we demonstrate by example the advantage
of our approach over standard gate-based compilation. Next
we present our compilation methodology and introduce its
end-to-end tool flow, including the frontend, backend, the
optimal control unit, and verification procedure. In Section
4, we will detail the instruction aggregation algorithms.
Gate CNOT SWAP H Rz (γ ) Rx (β)
Time (ns) 47.1 50.1 13.7 9.8 6.1
Gate G1 G2 G3 G4 G5
Time (ns) 54.9 13.7 42.0 31.4 6.1
Tab. 1. Instruction execution time for QAOA circuit in Figure
4 (a). The pulse time for each gate in this table is optimized
by an optimal control unit (see section 3.5). For the SWAP
gate, we don’t use the standard 3 alternating CNOTs imple-
mentation but optimize it individually.
3.1 An example of QAOA circuit
Figure 4 (a) shows a quantum circuit that solves the MAX-
CUT problem for a triangle.1 The circuit is decomposed into
a standard gate set. This circuit (or variants of it up to single
qubit gates) can be reproduced by most quantum software
platforms, including ScaffCC [20], QISKit [4] and Pyquil [52].
We generate this circuit using ScaffCC. To keep our example
small and realistic, we assume 1D nearest neighbor qubit
connectivity and a underlying superconducting architecture.
A SWAP gate is inserted to satisfy the qubit connectivity
constraint. We choose to set the 1-qubit control field limit
5× the 2-qubit control field limit as a representative of real
experimental settings [3]. The total execution time using
gate-based compilation in Figure 4 (a) is found by adding up
the pulse time of each individual gate on the critical path of
the circuit: 6T (CNOT )+T (SWAP)+T (H )+3T (Rz )+T (Rx ) =
381.9ns using the numbers in Table 1.
In contrast, our compiler automatically generates the ag-
gregated instruction set G1 − G5 as indicated in Figure 4
(b), and uses optimal control to produce minimal latency
pulses for each. The pulse time for the circuit has critical
path: T (G1) +T (G3) +T (G4) = 128.3ns. In this example, our
proposed aggregated instruction compilation reduces the
pulse duration by about 2.97× compared to standard gate-
based compilation methods. Figure 4 (c) and (d) compare
the pulses forG3 generated by gate-based compilation and
generated by the optimal control unit.
3.2 Methodology overview
Figure 5 illustrates the key innovations in our proposed com-
pilation scheme compared to standard gate-based compi-
lation. Both approaches take a quantum program as input
and proceed through a series of transformations to produce
the control pulses that implement the computation on the
physical qubits. In the traditional gate-based approach, the
compiler first produces flattened quantum assembly codes,
then generates a schedule of the logical instructions in the
assembly codes. This schedule is later turned into a schedule
of physical instructions by decomposing the logical instruc-
tions into physical instructions, which are converted into
1Specifically, the circuit implements the QAOA [8], one of the most promis-
ing near-term quantum algorithms, with angle parameters γ and β deter-
mined by variational methods [36] and set to 5.67 and 1.26.
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Fig. 4. Example of a QAOA circuit demonstrating the differ-
ence between gate-based compilation and our compilation
methodology. (a) Standard circuit (red arrow indicates the
critical path). (b) Circuit with aggregated instructions. (c)
Standard compilation pulses for G3. (d) Aggregated compi-
lation pulses for G3. Each line represents the intensity of a
control field. The pulse sequence in (d) is much shorter in
duration and easier to implement than that of (c).
U
V
=
U
V
Rz • = • Rz
• •
=
• •
u1 0
0 u2
v1 0
0 v2 =
v1 0
0 v2
u1 0
0 u2
Tab. 2. Examples of gate commutation relations. Clockwise
from top-left: gates acting on different qubits commute, con-
trols commute with Z-axis rotations, gates with diagonal
matrices commute, and CNOTs with disjoint controls com-
mute.
control pulses. We note that in the traditional gate-based ap-
proach, the physical properties of the underlying hardware
are "localized" in each physical instruction. Compared to the
traditional approach, our compilation process first converts
assembly codes to a logical schedule that explores more com-
mutativity by aggregating highly commutative instructions.
Unlike traditional logical scheduling, our compiler aggre-
gate highly commutative intermediate instructions in the
assembly codes and generates a much more efficient logical
schedule by re-arranging the new instructions. The logical
schedule is then converted to a physical schedule after qubit
mapping and SWAP gate insertion. At this point the com-
piler aggregates the final instructions and applies optimal
control to the aggregated instructions. The goal is to find
the optimal aggregation that produces the lowest-latency
control pulses for the specified computation while consider-
ing aggregations that are small enough to be processed by
the quantum optimal control unit. Output is an optimized
physical schedule along with the corresponding optimized
control pulses.
3.3 Compilation frontend
The compiler frontend accepts quantum programs from the
user, lowering high-level descriptions of quantum algorithms
to a logical assembly that retains gate dependence relations.
The compiler frontend performs program level analysis and
preliminary logical level optimization, including loop un-
rolling, module flattening, commutativity detection, and log-
ical level scheduling. The logical assembly output from the
compiler frontend can be abstracted as a gate dependence
graph (GDG) for each program.
Quantum GDG:
The main difference between a quantum GDG and a classical
program dependence graph (PDG) is that quantum commu-
tation rules apply in quantum GDG. More specifically, in a
quantum GDG, consecutive commuting gates do not have
parent-child relations [11] and can be scheduled in any order.
Important commutation relations are depicted in Table 2.
In our compiler frontend, commutation relations between
two gatesA,B are resolved by explicitly checking the equality
of unitary operators AˆBˆ and BˆAˆ.
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Fig. 5. The comparison between standard gate-based compilation (left) and our compilation approach (right). The key
differences are highlighted by the colored areas. In the first blue box, our compiler detects potential commutativity, which
opens up opportunities for much more efficient scheduling. Then our logical scheduling takes advantage of commutativity for
better parallelization. In the second blue box, by iterating with the optimal control unit, the instruction aggregation procedure
breaks the well-encapsulated abstraction of 1- and 2-qubit logical gates and eliminates the physical gate layer (red box) that
encodes only coarse-grained hardware information.
Figure 6 shows the GDG of the QAOA circuit in Figure 4 at
different compilation stages.We insert an identity instruction
as a virtual root for every GDG to connect instructions at
depth 0. Because this virtual root is the identity instruction,
it does not interfere with the computational result or latency.
In our GDG, each path is labelled by a corresponding qubit
name.
3.3.1 Commutativity detection:
Prior to commutativity detection, every consecutively sched-
uled pair of gates has a parent-child dependence. However, if
a pair of gates commutes, then their relationship is a false de-
pendence and the gates can be scheduled in either order. Our
compilation technique relies heavily on the flexible sched-
uling of gates, so detecting commutativity and removing
false dependencies in the GDG is critical for the rest of the
compilation process.
In many near-term quantum applications, it is common for
instructions within an instruction block to not commute, but
for the full instruction blocks to commute with each other
[8, 29]. As an example, in Figure 4, the CNOT-Rz-CNOT
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Fig. 6. The evolution of GDG for the circuit in Figure 4. In the compiler frontend, GDG in (a) is constructed for the flattened
quantum program. By detecting commutative CNOT-Rz-CNOT instructions, the compiler transforms the GDG in (a) to GDG
in (b) for more scheduling flexibility. Then, after scheduling and mapping, GDG has SWAP gates inserted and becomes GDG in
(c). Finally, after the final aggregation, we arrive at the final GDG in (d), which is optimized both for parallelism and pulses
generation. Each path in GDGs represents a qubit. The qubit name for each path is omitted in the figure for cleanness. The red
paths in part (d) are the final critical paths.
structures commute with each other (these structures corre-
spond to diagonal unitaries), but each CNOT and Rz in these
structures does not commute. Thus in the GDG in Figure 6
(b), after contracting the consecutive CNOT, Rz, CNOT in-
structions, the compiler is able to schedule new commuting
CNOT-Rz-CNOT instructions in any order, while in the GDG
in Figure 6 (a), scheduling options are limited. This obser-
vation opens up opportunities for more efficient scheduling.
In our design, the commutativity detection step achieves
the goal of forming a highly commutative instruction set
for the input quantum circuit. We detail the algorithm for
commutativity detection in Section 4.
3.3.2 Commutativity-aware Logical Scheduling
(CLS):
CLS uses commutativity, either detected from the last step
or inherited from the original circuit, to extract more par-
allelism. With our GDG construction, it’s natural to define
the commutation group data structure on qubits. Each qubit
maintains a list of commutation groups that, on that qubit,
all the consecutive and commutative gates are in the same
group. Two gates commute iff they are in the same commu-
tation group on all the common qubits they share. This data
structure facilitates more flexible scheduling and more opti-
mization. For example, the two CNOTs in a CNOT-Rz-CNOT
structure are in the same commutation group on the control
qubit, but in different commutation groups on the target
qubit. Then, with the commutation group data structure, we
can correctly identify that any Rz gates on their control qubit
can travel through these two CNOTs even though these two
CNOTs do not commute. Our CLS iterates the commutation
groups on qubits in circuits. At each iteration, the CLS draws
candidate gates to schedule from the first non-empty com-
mutation groups on qubits, and schedules greedily. At each
step, the candidate gates form a computational graph Gc
with qubits as vertices and gates as edges (1-qubit gates are
self-loops on a single vertex). The computational graph of
candidate gates can conflict by sharing a qubit, in which case
these gates cannot be scheduled simultaneously. The CLS
then finds the maximal cardinality matching ofGc to resolve
the conflicts. Figure 7 illustrates an example of the maximal
matching process. Algorithm 1 describes the CLS process.
Similar to previous work [11], our strategy is intended to
maximize parallelism, and not to minimize the number of
SWAP gates in the backend. Our motivation for this strategy
in our compilation scheme is the finding that SWAP gates
can be beneficial in reducing latency on superconducting
architectures [48], so we don’t aim to reduce the amount
of SWAP gates. We also believe that a precise cost model
that correctly discriminates the latency of each SWAP gate
in circuits leads to more efficient scheduling strategies. We
propose it as an exciting open problem.
Algorithm 1 CLS
Input:quantum GDGGq , the list of commutation groups
on qubits {com_list[qi ] | qi ∈ all qubits }.
Output: logical schedule S .
Initialize current gates cд, next_time_point np, current
commutation groups {com_дroup[qi ] | qi ∈ all qubits}.
while cд not empty do
candidate gates nд ={д can be scheduled at np| д in cд}
gates to be scheduled дs = find_max_matching(nд)
S+=дs; cд-=дs
Update np
for all qi ∈ all qubits do
if com_дroup[qi ] empty then
com_дroup[qi ] = com_list[qi ].pop()
end if
end for
cд+={д |д ∈ com_дroup[q] for q ∈ op(д)}
Update com_дroup
end while
return S
Fig. 7. A computational graph with six qubits, all instruc-
tions have the same latency. The scheduler finds a maximal
matching of non-adjacent edges and schedules them. The
subsequent round repeats this process on the subgraph of
remaining edges.
3.4 Compiler backend
The backend is responsible for mapping level optimization
and final pulse generation. The backend executes the follow-
ing steps: qubit mapping, topological constraint solving, and
final instruction set aggregation.
3.4.1 Qubit mapping & topological constraint
resolution:
Our logically-scheduled instructions do not account for the
topological connectivity constraints of the underlying hard-
ware. For the benchmarks presented in this paper (Table 3),
we assume a rectangular-grid qubit topology with two-qubit
operations only permitted between direct neighbors. This
topology is representative of typical near-term supercon-
ducting quantum computers [46].
To conform to this topology, the logically-scheduled in-
structions are processed in two steps. First, we place fre-
quently interacting qubits near each other by bisecting the
qubit interaction graph along a cut with few crossing edges,
computed by the METIS graph partitioning library [26]. As
described in previous work [13, 19], this strategy is applied
recursively on the partitions, yielding a heuristic mapping
that reduces the distances of CNOT operations.
Once the initial mapping is generated, two-qubit opera-
tions between non-neighboring qubits are prepended with
a sequence of SWAP rearrangements that move the control
and target qubits to be adjacent.
3.4.2 Instruction aggregation:
In this step, the compiler iterates with the optimal control
unit to generate the circuit’s final aggregated instructions.
The optimal control unit optimizes each instruction individu-
ally. We describe how our instruction aggregation algorithm
preserves parallelism in Section 4.3.
Finally, using the CLS from Section 3.3.2, the compiler
schedules the circuit of aggregated instructions and sends the
concatenated pulse sequences to the underlying hardware.
3.5 Optimal control unit
The optimal control unit in our compiler backend [32] pro-
vides optimized control pulses for each aggregated instruc-
tion. Our GPU accelerated quantum optimal control algo-
rithm is based on automatic differentiation and the Tensor-
flow framework. Automatic differentiation allows users to
specify advanced optimization criteria and easily incorpo-
rate them in pulse generation. These criteria include realistic
experimental concerns like suppressing unwanted qubit lev-
els, avoiding large voltage fluctuation, and most importantly,
pulse latency.
The optimal control algorithm in our unit has been vali-
dated against real hardware and used in real experimental
environments [16, 17].
3.6 Verification
Our framework uses the popular QuTip [21, 22] simulation
backend to verify the quantum unitaries defined by the ag-
gregated instructions and the resulting pulses generated by
the optimal control unit. This verification procedure provides
users confidence in the numerical accuracy of the results.
For our simulation (Section 5), we sample 10 aggregated
instructions for each benchmark to verify that the control
pulses of all instructions produce the correct unitary.
4 Instruction aggregation
This section details the two algorithms for aggregating in-
structions in Section 3.3.1 and Section 3.4.2. We first discuss
the allowed action space. Then we move onto our aggrega-
tion algorithms.
Fig. 8.A circuit demonstrating the action space of instruction
aggregation, with the corresponding GDG to the right. Gates
in the same color group commute. G3 can aggregate with
any of the other gates. Only the action of aggregatingG3 and
G6 is monotonic in this circuit. All other aggregation pairs
induce serialization upon the circuit by delaying a dependent
aggregated instruction.
4.1 Action space for instruction aggregation
Here we define the allowed action space on GDG, where two
instructions can aggregate if the following are true: 1. the two
instructions overlap (share some common qubits); 2. one is
the parent of the other on every qubit path they share or they
are siblings; 3. If the two gates have parent-children relations,
the parent (the children) either commutes with all gates in
its commutation group on their common qubits or can be
scheduled last (first) in the commutation group. In this way,
we enforce the pulses inside an aggregated instruction to be
continuous. In practice, we also limit the number of qubits
in an aggregated instruction (instruction width) because of
the scalability of the optimal control unit.
4.2 Diagonal unitaries aggregation for
commutativity detection
To our knowledge, the most common commutative instruc-
tions are instructions representing diagonal unitaries be-
cause diagonal unitaries are used widely in decomposition
methods of quantum chemistry applications [29] and near-
term optimization algorithms [8]. To preserve parallelism,
we only detect diagonal unitaries in blocks with a width of
2 qubits. To aggregate diagonal unitaries, we exhaustively
search the action space defined in Section 4.1 within 2-qubit
wide blocks(typically no longer than 10 gates).
4.3 Instruction aggregation
The main challenge of aggregating proper multi-qubit in-
structions is the conflict between parallelism and the need
for larger instruction size for more speedup. Aggregating
new instructions may potentially compromise parallelism.
For example, in Figure 4, if G5 is merged with G3, then the
circuit is serialized by the delay ofG4, which is dependent on
G3. To protect parallelism without querying optimal control
unit too often, we make the following observation: for each
aggregated instruction, the larger the instruction is, the more
optimized the control pulses will be. Also, we notice that
there is a set of allowed actions that will not delay critical
paths even if the pulses in the new instruction are not opti-
mized. We call these actions monotonic actions because in
these actions, the reward of reducing circuit latency from
aggregating a collection of instructions is strictly higher than
aggregating a subset of the collection, as parallelism is not
compromised. Monotonic actions can be checked by explic-
itly calculating the original circuit depth with the depth upon
executing the action.
Our strategy is first to traverse the GDG. For each instruc-
tion in the GDG, we search the monotonic action set and
keep the best action in a global table. After traversal on the
GDG, we perform the global best action, and update the
GDG and action table. We repeat until no more actions can
be made. Then we update the latency of each aggregated in-
struction by querying the optimal control unit. This updated
instruction latency could change the circuit structure and
potentially create more monotonic actions, so we iteratively
execute the above procedure until the GDG converges. For
example, for the GDG in Figure 6 (c), after one iteration of
instruction aggregation, we transform it to the circuit in Fig-
ure 6 (d). Figure 8 also illustrates an example of maintaining
parallelism in the action space.
5 Evaluation
In this section, we present our simulation results. We first
introduce our benchmark methodology. Then we present
the main result — the latency between different compilation
strategies. We conclude by analyzing the different factors
that affect the final latency, including instruction width, par-
allelism, commutativity, and spatial locality.
5.1 Experimental setup
We perform our numerical study on superconducting archi-
tecture with XY interaction (Appendix A) and set the control
field limit of XY interaction to be µmax = 0.02GHz and single
qubit rotation control field to be 5µmax .By setting the control
field strength to less than typical transmon anharmonicity,
we model transmon operations with low leakage to high
level states [3].
5.2 Benchmark methodology
We select several important classical-quantum hybrid algo-
rithms and traditional quantum applications from the NISQ
era as our benchmarks. The benchmarks are chosen to have
different program characteristics that will affect the improve-
ment from the aggregated instruction compilation. The com-
plete list of benchmarks is shown in Table 3. The first three
benchmarks are QAOA circuits solving MAXCUT problems
[8, 20]. These circuits are highly commutative. Ising model
is a family of highly parallel circuits with limited commu-
tativity [20]. Square root circuits use Grover’s algorithm
[14, 20] to find the square root of polynomials and they are
very serialized. UCCSD stands for Unitary Coupled Cluster
Fig. 9. Normalized circuit latency of different strategies (ISA compilation is the baseline with latency 1.0).
Benchmark Application Purpose Qubits Parallelism Spatial locality Commutativity
MAXCUT-line MAXCUT on a linear graph 20 Low High High
MAXCUT-reg4 MAXCUT on a random 4 regular graph 30 High Medium High
MAXCUT-cluster MAXCUT on a cluster graph 30 Medium Low High
Ising model Find ground state of Ising model 30 High High Medium
Ising model Find ground state of Ising model 60 High High Medium
square root-n3 Grover algorithm for polynomial search 17 Low High Low
square root-n4 Grover algorithm for polynomial search 30 Low High Low
square root-n5 Grover algorithm for polynomial search 47 Low High Low
UCCSD-n4 UCCSD ansatz for VQE 4 Low High Low
UCCSD-n6 UCCSD ansatz for VQE 6 Low Medium Low
Tab. 3. Benchmarks
Single-Double ansatz [47] for the variational quantum eigen-
solver [36]. This ansatz is derived from the Jordan-Wigner
or Bravyi-Kitaev transformations [29, 47] and is considered
to be a machine unaware ansatz [47]. We include it to ad-
dress that with optimal control, physics induced ansatzs can
be made more hardware efficient on superconducting archi-
tectures and more competitive relative to machine-inspired
ansatzs [24].
5.3 Latency
We present our main result in Figure 9. We compare four dif-
ferent strategies with unoptimized gate-based compilation.
CLS refers to commutativity-aware scheduling (Section 3.3.2)
Aggregation represents executing the instruction aggrega-
tion step (Section 4.3) without CLS; CLS + aggregation is
self-explanatory. For hand optimization scheme, to the best
of our knowledge, there are limited optimization methods
documented for architectures with iSWAP gates ([39, 48]).
Here hand optimization refers to mechanically applying the
known methods ([39, 48]) with our best effort.
Across all 9 benchmarks, our compilation scheme achieves
a geometric mean of 5.07× pulse time reduction. CLS + hand
optimization achieves a geometric mean of 2.338× pulse time
reduction. The program characteristics of each benchmark
heavily affect the level of optimization by logical scheduling
and aggregation, but our compilation scheme achieves bet-
ter circuit latency than gate-based compilation with hand
optimization for every benchmark studied here.
6 Discussion
6.1 Commutativity vs Scheduling
In our study, the level of optimization from CLS scales with
the commutativity of the circuit. In applications with little to
no commutativity (like square-root, QFT and UCCSD), CLS
has no effect as expected. In highly commutative circuits
like MAXCUT circuits, CLS alone achieves up to 5× circuit
length reduction.
CLS also facilitates instruction aggregation. As shown
in the Ising model-n15 example in Figure 9, CLS alone has
no optimization, but CLS + aggregation arrives at a better
Fig. 10. Allowed instruction width vs normalized latency
in selected benchmarks. The black line is the normalized
latency of the entire circuit. The upper (lower) edge of the
filled area is the normalized latency of the instruction on the
critical path that has the least (most) pulse optimization. The
three applications in the left column are parallelized, either
originally or after CLS. The three applications in the right
column are serialized. Increasing the allowed instruction
width will benefit serialized applications more.
optimization of 3.44× circuit length reduction than 2.22× for
aggregation alone.
6.2 Parallelism vs Instruction width
Figure 10 illustrates how circuit latency reduction scales
with the allowed instruction width for several applications.
For highly-parallel applications such as QAOA and the Ising
model, the parallelism in the circuits places limits on the in-
struction width of aggregated instructions. Allowing a larger
instruction width, therefore does not reduce latency. For se-
rialized applications such as Square root and UCCSD, the
latency reduction does not saturate until we reach the in-
struction width set by the scalability of the quantum optimal
control.
In Figure 10, the lower bound of the yellow areas repre-
sents the largest latency reduction in an instruction on the
critical path. In serialized applications, the total circuit la-
tency reduction approaches this lower bound as instruction
width increases. Thus, in these highly-serial applications,
instructions with the largest latency reduction dominate the
critical path, thus our
6.3 Spatial locality vs Aggregation
To show how spatial locality affects the pulse optimization
in our scheme, we compare the three instances of QAOA ap-
plication in our benchmarks: MAXCUT-line, MAXCUT-reg4,
MAXCUT-cluster. After CLS, all of the three instances are
highly paralleled and they have similar instruction sets that
are composed of the CNOT-Rz-CNOT instruction and single
qubit instructions. The main difference between the three
instances is the spatial locality. The less spatially localized
the instance is, the more SWAP gates must be inserted in the
circuit.
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Fig. 11. The normalized latency of 3 instances of QAOA
applications in aggregated instruction compilation scheme.
For each of these instances, the latency after performing CLS
is set to be 1 as baseline. From left to right, the 3 instances
have high, medium, and low spatial locality.
Figure 11 shows that the MAXCUT-cluster instance has
the lowest latency and MAXCUT-line has the highest latency
comparing to the normalized latency after performing CLS.
For the same application, aggregated instruction compilation
has larger improvements on circuits with low spatial locality.
6.4 Information encoding scheme vs Pulse
optimization
Information encoding schemes affect improvement due to
pulse optimization. We evaluate the effect of the informa-
tion encoding scheme on pulse optimization by compar-
ing across spatially localized instances of our benchmark
applications. QAOA applications encode the MAXCUT ob-
jective function directly onto the system Hamiltonian. In
this simple encoding, inefficiency arises from the manual
decomposition of diagonal unitaries generated by the objec-
tive Hamiltonian onto CNOT-Rz-CNOT instructions. In the
spatially localized QAOA benchmark MAXCUT-line, hand
optimization achieves about the same level of optimization as
our compilation. UCCSD applications map molecular struc-
tures by performing the Jordan-Wigner transformation [29]
and then decomposing the corresponding diagonal unitaries
onto CNOT-Rz-CNOT chains. In this more complicated in-
formation encoding scheme, our tool realizes 3.12× greater
circuit latency reduction than hand optimization in spatially
localized instance UCCSD-n4. Our square root application
involves reversible logic synthesis and quantum level de-
composition, resulting in an encoding scheme that is more
sophisticated than QAOA and UCCSD. In our Square root
application, our tool realizes 3.68× more circuit latency re-
duction than hand optimization.
From above observations, we see the trend that the more
complicated the information encoding scheme is, the more
advantageous our compilation is compared to hand opti-
mization. This is expected, as simple hand optimization by
replacing strategy is not efficient in finding the optimal path
for complex quantum evolution with many degrees of free-
dom, especially when it involves sophisticated information
encoding.
7 Related work
Standard gate-based compilation is a well studied subject
[4, 10, 18, 23, 51]. Practical techniques have been developed
to improve the standard gate-based compilation from the
reversible logic level down to the technology level, including
studies of hand optimization, discrete [34, 35] and continuous
[38] template matching, and rule-based rewriting [37, 53].
Template matching methods achieved impressive gate reduc-
tion on small and intermediate-scale circuits, though they
are limited by having to manually search for new template
rules for each specific gate library (for example, there is no
library for iSWAP gates). Rule-based rewriting methods suf-
fer from the huge search space of rewriting strategies and
apply mainly to reversible level decomposition.
Because the abstraction of logical level instruction remains
intact in the frontend of our compilation, our workflow is
compatible with most of the optimization methods described
above at logical gate level. However, these upper level op-
timization efforts might be canceled in the backend, e.g., if
template matching takes place within an aggregated instruc-
tion, it will cause no effect because the output unitary is the
same.
Recent work has moved beyond standard ISA abstrac-
tion. Chuang et al [15] design a new Hamiltonian simula-
tion method that reduces the problem of quantum simula-
tion to optimal quantum control of single qubit rotations
[15]. Google proposes a plan to construct random circuits to
demonstrate quantum supremacy at the pulse level [40].
The use of optimal control to compile large-scale quan-
tum circuits was first explored by Schulte-Herbrueggen et
al. [49] in their restricted recursive-style complex quantum
instructions where they report speedups up to 300%. The
researchers, however, did not provide an instruction aggre-
gation algorithm.
In this work, we provide a systematic and universal way to
reduce the circuit latency the overcomes the disadvantages
of previous works.
8 Conclusion
In this paper, we present and analyze a new compilation
methodology utilizing quantum optimal control theory. This
compilation aggregates multi-qubit instructions and in this
way breaks the ISA abstraction in the standard gate-based
compilation scheme, resulting in a competitive pulse time
reduction. Our implementation of this compilation method-
ology shows that in several important near-term quantum
applications, our compilation process achieves up to 10X
circuit latency reduction on superconducting architectures,
which helps enable many appealing applications. We further
analyze how different program characteristics, including par-
allelism, commutativity, and connectivity, interact with the
level of optimization by instruction aggregation. We observe
that our compilation scheme is most advantageous for quan-
tum circuits that are highly serial, have low spatial locality,
and utilize sophisticated information encoding.
9 Future work
There are several promising directions we propose for future
study.
Compared to gate-based compilation, our scheme requires
more computational resources and has a longer compilation
time. For our benchmarks, the compilation time can be as
long as several hours if the circuit has aggregated gates of
10 qubits. For classical-hybrid applications sensitive to long
compilation time, future improvement of our compilation
method is required. Partial compilation is a promising direc-
tion for solving this problem.
Our compilation method customizes aggregated instruc-
tions for each circuit, which leads to an increase in cali-
brations performed in experimental settings. The conflict
between amount of calibration and circuit latency can poten-
tially be resolved by incorporating realistic error modeling
into our optimal control tool [55].
Another interesting area for future work is the theoretical
study on optimization of circuits on superconducting archi-
tectures with the iSWAP gate. With our numerical study, we
expect to see progress in the development of new techniques
for circuit transformation and application level optimization
targeted for these platforms.
We believe that finding a precise cost model for SWAP
gates on superconducting architecture for better scheduling
and mapping is an important problem.
Lastly, the instruction aggregation algorithm might be fur-
ther improved by machine learning and tensor contraction
techniques.
Appendix
A Physical quantum gates
Below, we list some physical gates in different architectures:
• In platforms with Heisenberg interaction Hamiltonian,
such as quantum dots [25], the directly directly im-
plementable 2-qubit physical gate is the
√
SWAP gate
(which implements a SWAP when applied twice).
• In platforms with ZZ interaction Hamiltonian, such
as superconducting systems of Josephson flux qubits
[42, 43] and NMR quantum systems [54], the physical
gate is the CPhase gate, which is identical to the CNOT
gate up to single qubit rotations.
• In platforms with XY interaction Hamiltonian, such
as capacitively coupled Josephson charge qubits (e .д
transmon qubits [28]), the 2-qubit physical gate is
iSWAP gate.
• For trapped ion platforms with dipole-chain interac-
tion, two popular physical 2-qubit gates are the geo-
metric phase gate [31] and the XX gate [6].
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